So I can check the response and determine whether or not the hardware is working as I expect it to - which was the point of this exercise.
A lot of work to determine whether or not an OR gate is operational (and the STM32 SPI pins, but the issues is the 74AUP1632 OR gate which prevents other transfers on the SPI bus from being interpreted as I2C commands).